C12.6 DVM transaction restrictions

Table C12-4 shows the constraints that apply to the DVM read address and write address channel signals.

Table C12-4 DVM transaction constraints

Attribute	Constraint
ARADDR	Must be zero for DVM Complete.
ARBURST	Burst type must be INCR.
ARLEN	The burst length must be 1, that is **ARLEN[7:0]** must be `0b00000000`. See *Address structure* on page A3-44 for more information.
ARSIZE	The number of bytes in a transfer must be equal to the data bus width. See *Burst size* on page A3-45.
ARCACHE	Must be Modifiable and Non-cacheable, that is **ARCACHE[3:0]** must be `0b0010`. See Table A4-4 on page A4-64 for more information.
ARPROT	No constraint, can take any value.
ARLOCK	Must be a normal access, that is **ARLOCK** must be 0.
ARSNOOP	Must be either: • DVM Operation or DVM Sync, that is, **ARSNOOP[3:0]** must be `0b1111` • DVM Complete, that is, **ARSNOOP[3:0]** must be `0b1110`.
ARDOMAIN	The domain must be Inner Shareable or Outer Shareable.
ARBAR	Must be a normal access, that is **AxBAR[0]** must be 0.
ACADDR	Must be zero for DVM Complete.
ACPROT	No constraint, can take any value.
ACSNOOP	Must be either: • DVM Operation or DVM Sync, that is, **ACSNOOP[3:0]** must be `0b1111` • DVM Complete, that is, **ACSNOOP[3:0]** must be `0b1110`.

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential